summaryrefslogtreecommitdiff
path: root/src/cpu
diff options
context:
space:
mode:
authorIru Cai <mytbk920423@gmail.com>2020-07-30 23:04:03 +0800
committerPatrick Georgi <pgeorgi@google.com>2020-08-03 05:16:29 +0000
commit27126f135dad3c0e2f91394e7088b2ff50220146 (patch)
tree7ebfdb04855a83d10befcbc0294fe79f90a2a4f1 /src/cpu
parent9c20ad6da2cb5322afc389373bc27185c38fed98 (diff)
cpu/intel/haswell: add Crystal Well CPU IDs
Change-Id: Ife4ae71fd977d32d7b11ee7e2a1a7e2ec3eec52f Signed-off-by: Iru Cai <mytbk920423@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44066 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/cpu')
-rw-r--r--src/cpu/intel/haswell/haswell_init.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/cpu/intel/haswell/haswell_init.c b/src/cpu/intel/haswell/haswell_init.c
index e621638da0..5f3debbda4 100644
--- a/src/cpu/intel/haswell/haswell_init.c
+++ b/src/cpu/intel/haswell/haswell_init.c
@@ -778,6 +778,8 @@ static const struct cpu_device_id cpu_table[] = {
{ X86_VENDOR_INTEL, 0x306c3 }, /* Intel Haswell C0 */
{ X86_VENDOR_INTEL, 0x40650 }, /* Intel Haswell ULT B0 */
{ X86_VENDOR_INTEL, 0x40651 }, /* Intel Haswell ULT B1 */
+ { X86_VENDOR_INTEL, 0x40660 }, /* Intel Crystal Well C0 */
+ { X86_VENDOR_INTEL, 0x40661 }, /* Intel Crystal Well C1 */
{ 0, 0 },
};