aboutsummaryrefslogtreecommitdiff
path: root/src/cpu
diff options
context:
space:
mode:
authorTimothy Pearson <tpearson@raptorengineeringinc.com>2015-08-02 21:36:24 -0500
committerMartin Roth <martinroth@google.com>2015-11-20 23:49:38 +0100
commit7c55f374d1bc9e87005cea288fa1a00c48c69b54 (patch)
tree7c9f22452cd878062a1c72df9d75e9d499b0395a /src/cpu
parent5173bb7d9d0d16255941b56d5cc722141d661baa (diff)
northbridge/amd/amdht: Add support for HT3 2.8GHz and up link frequencies
Change-Id: Ifa1592d26ba7deb034046fd3f2a15149117d9a76 Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com> Reviewed-on: http://review.coreboot.org/12027 Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Diffstat (limited to 'src/cpu')
-rw-r--r--src/cpu/amd/family_10h-family_15h/defaults.h8
1 files changed, 7 insertions, 1 deletions
diff --git a/src/cpu/amd/family_10h-family_15h/defaults.h b/src/cpu/amd/family_10h-family_15h/defaults.h
index a3c7b1ffd2..3e9ec09d24 100644
--- a/src/cpu/amd/family_10h-family_15h/defaults.h
+++ b/src/cpu/amd/family_10h-family_15h/defaults.h
@@ -273,7 +273,13 @@ static const struct {
/* Link Global Retry Control Register */
{ 0, 0x150, (AMD_FAM10_ALL | AMD_FAM15_ALL), AMD_PTYPE_ALL,
- 0x00073900, 0x00073F00 },
+ 0x00073900, 0x00073f70 }, /* TotalRetryAttempts = 0x7,
+ HtRetryCrcDatInsDynEn = 0x1,
+ HtRetryCrcCmdPackDynEn = 0x1,
+ HtRetryCrcDatIns = 0x4,
+ HtRetryCrcCmdPack = 0x1,
+ ForceErrType = 0x0,
+ MultRetryErr = 0x0 */
/* Errata 351
* System software should program the Link Extended Control Registers[LS2En]