summaryrefslogtreecommitdiff
path: root/src/cpu/x86
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2016-08-11 14:40:09 -0500
committerMartin Roth <martinroth@google.com>2016-08-18 22:04:34 +0200
commit08e842c0d10c69b8fc07f6b00ea4dbeb85ac6e58 (patch)
tree862eae8b485ccb5c72fadeb422ac98df26ecb3bf /src/cpu/x86
parent240853bf25cbff39f0099dd6ed3fe0bfa75c9d0c (diff)
Kconfig: rename BOOT_MEDIA_SPI_BUS to BOOT_DEVICE_SPI_FLASH_BUS
Provide a default value of 0 in drivers/spi as there weren't default values aside from specific mainboards and arch/x86. Remove any default 0 values while noting to keep the option's default to 0. BUG=chrome-os-partner:56151 Change-Id: If9ef585e011a46b5cd152a03e41d545b36355a61 Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/16192 Tested-by: build bot (Jenkins) Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/cpu/x86')
-rw-r--r--src/cpu/x86/Kconfig7
1 files changed, 0 insertions, 7 deletions
diff --git a/src/cpu/x86/Kconfig b/src/cpu/x86/Kconfig
index 54a1fefab3..c4507bc911 100644
--- a/src/cpu/x86/Kconfig
+++ b/src/cpu/x86/Kconfig
@@ -147,13 +147,6 @@ config MIRROR_PAYLOAD_TO_RAM_BEFORE_LOADING
the SPI contents to RAM before performing the load can speed up
the boot process.
-config BOOT_MEDIA_SPI_BUS
- int
- default 0
- depends on SPI_FLASH
- help
- Most x86 systems which boot from SPI flash boot using bus 0.
-
config SOC_SETS_MSRS
bool
default n