summaryrefslogtreecommitdiff
path: root/src/cpu/x86/tsc
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-11-13 14:35:29 +0100
committerFelix Held <felix-coreboot@felixheld.de>2020-11-22 20:30:33 +0000
commit58b609bf30b98a2fe63d1aac17923359c7d11157 (patch)
tree0f53458f4a070cd6fb1a82ed131376369efb685b /src/cpu/x86/tsc
parent737f111d2c5b981b3fe9bca03105fb79ceea1e81 (diff)
nb/intel/sandybridge: Use bitfield for GDCRTRAININGMOD register
Tested on Asus P8H61-M PRO, still boots. Change-Id: Ie4b5777dd3789d4cd818ee66bdf3074ad055c818 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/47572 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/cpu/x86/tsc')
0 files changed, 0 insertions, 0 deletions