summaryrefslogtreecommitdiff
path: root/src/cpu/x86/tsc
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2016-03-15 09:05:54 -0500
committerAaron Durbin <adurbin@chromium.org>2016-03-16 18:55:51 +0100
commit264bf0b27e6202dfca27c285c9dde10d08b8f023 (patch)
tree6ce70301f75bfaff39e95b2b17130aa9935a4d02 /src/cpu/x86/tsc
parent94534b31328311e3a3488a7f8201bc0abab9fb1d (diff)
cpu/x86/mtrr: move cache_ramstage() to its only user
The Intel i3100 northbridge code is the only user of cache_ramstage(). Therefore, place it next to the sole consumer. Change-Id: If15fb8d84f98dce7f4de9e089ec33035622d8f74 Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/14097 Tested-by: build bot (Jenkins) Reviewed-by: Andrey Petrov <andrey.petrov@intel.com> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/cpu/x86/tsc')
0 files changed, 0 insertions, 0 deletions