summaryrefslogtreecommitdiff
path: root/src/cpu/x86/cache
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-03-26 18:33:31 +0100
committerNico Huber <nico.h@gmx.de>2021-03-28 18:02:02 +0000
commit7ee1c47cbaccadbba72a9207ad9089792b0e6964 (patch)
tree34acd8bb0083b715ed3c7057bec9978d1a5ee2d1 /src/cpu/x86/cache
parent738331885680b99fadafba92f1cf3e2a76fd8624 (diff)
nb/intel/pineview: Correct HICLKGTCTL write
Reference code uses the `0x06` as an or-mask, which makes more sense. Change-Id: I04e5262d9ab36ae866fccd90255e4a0f85328e85 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/51859 Reviewed-by: Patrick Rudolph <siro@das-labor.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/cpu/x86/cache')
0 files changed, 0 insertions, 0 deletions