diff options
| author | Nico Huber <nico.h@gmx.de> | 2019-05-04 17:17:40 +0200 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2019-05-07 15:57:51 +0000 |
| commit | ec562161cd2265c924482835fd2ab32c13ba587e (patch) | |
| tree | c62582361b3b4537da22d96fbf608eaae1f21c38 /src/cpu/x86/cache | |
| parent | f98f8ebb8cb43f17c8d244f2c4cce2e257355e37 (diff) | |
soc/intel/bsw: Move memory init values into `romstage.h`
`chip.h` is usually used as devicetree interface.
Change-Id: Ied30927d68927b86758a84ccf3f5fbd8cce632f1
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/32592
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Frans Hendriks <fhendriks@eltan.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/cpu/x86/cache')
0 files changed, 0 insertions, 0 deletions