summaryrefslogtreecommitdiff
path: root/src/cpu/via/c7
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2017-06-27 22:54:42 +0200
committerStefan Reinauer <stefan.reinauer@coreboot.org>2017-06-28 00:23:32 +0000
commit168ef399c43ad79a40a8bbb2de921a2bd906b3f5 (patch)
tree16613245bebd7920cf3e7ce41f0d7bb5441f05e2 /src/cpu/via/c7
parent70083a1de9e12d8dbd3ba70e7a36a7282090f0e0 (diff)
cpu/*: Add whitespace around '<<'
Change-Id: Id46c0b57bd7c9b954b29537c70254df947690e0b Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/20397 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/cpu/via/c7')
-rw-r--r--src/cpu/via/c7/c7_init.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/cpu/via/c7/c7_init.c b/src/cpu/via/c7/c7_init.c
index 8ddc931bea..480f61ad44 100644
--- a/src/cpu/via/c7/c7_init.c
+++ b/src/cpu/via/c7/c7_init.c
@@ -190,7 +190,7 @@ static void c7_init(struct device *dev)
/* Enable APIC */
msr = rdmsr(0x1107);
- msr.lo |= 1<<24;
+ msr.lo |= 1 << 24;
wrmsr(0x1107, msr);
/* Turn on cache */