summaryrefslogtreecommitdiff
path: root/src/cpu/mips
diff options
context:
space:
mode:
authorSol Boucher <solb@chromium.org>2015-04-30 18:02:08 -0700
committerAaron Durbin <adurbin@chromium.org>2015-05-05 03:39:41 +0200
commit8ccdeaeb207031eea3881511acfaf3e949678f74 (patch)
tree15ef6918fe8cb0f251cf7856a624e19e7be4d1fc /src/cpu/mips
parent634899ca498fd91d4e0a742d5ff3c6c4864542d1 (diff)
haswell: Link stage_cache_external_region into ramstage, too
When CONFIG_CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM is set, this function is now linked into the ramstage as well as the romstage, since the former makes calls to it in panther builds. With this commit, it's possible to build panther using the config file from the Chromium OS project[1] if you supply the appropriate Intel descriptor and ME binary blobs and manually set CONFIG_VBOOT_VERIFY_FIRMWARE=n, CONFIG_BUILD_WITH_FAKE_IFD=n, and CONFIG_HAVE_ME_BIN=y. The resulting image is at least able to load a payload, although I only tested with depthcharge, which immediately complained, "vboot handoff pointer is NULL" and gave up the ghost. [1] https://chromium.googlesource.com/chromiumos/overlays/chromiumos-overlay/+/master/sys-boot/coreboot/files/configs/config.panther Change-Id: Id3bb510fa60129a4d36a0117dc33e7aa62d6c742 Signed-off-by: Sol Boucher <solb@chromium.org> Reviewed-on: http://review.coreboot.org/10046 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/cpu/mips')
0 files changed, 0 insertions, 0 deletions