aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/k8
diff options
context:
space:
mode:
authorEric Biederman <ebiederm@xmission.com>2003-05-19 19:16:21 +0000
committerEric Biederman <ebiederm@xmission.com>2003-05-19 19:16:21 +0000
commit526855741b6abb970024366316b941fb6b3d2cb6 (patch)
tree7da1560ec08c513a23b23704cae3637925e5bd68 /src/cpu/k8
parent49cf5967ce31af37e61d59a00939f50bc4256761 (diff)
- Cleanups on the romcc side including a pci interface that uses
fewer registers, and is easier to hardcode. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@838 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/cpu/k8')
-rw-r--r--src/cpu/k8/earlymtrr.inc4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/cpu/k8/earlymtrr.inc b/src/cpu/k8/earlymtrr.inc
index 7cd8443618..903405bdfb 100644
--- a/src/cpu/k8/earlymtrr.inc
+++ b/src/cpu/k8/earlymtrr.inc
@@ -46,12 +46,12 @@ set_var_mtrr:
wrmsr
#if defined(XIP_ROM_SIZE) && defined(XIP_ROM_BASE)
- /* enable write protect caching so we can do execute in place
+ /* enable write back cachine so we can do execute in place
* on the flash rom.
*/
movl $0x202, %ecx
xorl %edx, %edx
- movl $(XIP_ROM_BASE | 0x005), %eax
+ movl $(XIP_ROM_BASE | 0x006), %eax
wrmsr
movl $0x203, %ecx