aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/intel
diff options
context:
space:
mode:
authorJan Samek <jan.samek@siemens.com>2023-04-27 10:39:27 +0200
committerFelix Held <felix-coreboot@felixheld.de>2023-04-28 13:38:33 +0000
commitedda0f94e58a510f6e13bf632c6dc7294840ac43 (patch)
treeee053ebe935070bd8ccb068ca031cd3fa6f0129f /src/cpu/intel
parent8ba2ecf2b40b9bffc20ccad0c76ba2eefcfd1396 (diff)
treewide: Add missing include guards to chip.h
Some of the chip.h files in the tree are missing the include guards. This patch adds them in order to avoid potential redefinions of symbols contained in these headers, when they are included multiple times in static.c generated by sconfig. Change-Id: I550a514e72a8dd4db602e7ceffccd81aa36446e3 Signed-off-by: Jan Samek <jan.samek@siemens.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/74749 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/cpu/intel')
-rw-r--r--src/cpu/intel/haswell/chip.h5
-rw-r--r--src/cpu/intel/model_2065x/chip.h5
-rw-r--r--src/cpu/intel/model_206ax/chip.h5
3 files changed, 15 insertions, 0 deletions
diff --git a/src/cpu/intel/haswell/chip.h b/src/cpu/intel/haswell/chip.h
index 5f2324ca37..02f2f1ce7f 100644
--- a/src/cpu/intel/haswell/chip.h
+++ b/src/cpu/intel/haswell/chip.h
@@ -1,5 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0-only */
+#ifndef __CPU_INTEL_HASWELL_CHIP_H__
+#define __CPU_INTEL_HASWELL_CHIP_H__
+
#include <stdbool.h>
#include <stdint.h>
@@ -35,3 +38,5 @@ struct cpu_intel_haswell_config {
/* Enable S0iX support */
bool s0ix_enable;
};
+
+#endif /* __CPU_INTEL_HASWELL_CHIP_H__ */
diff --git a/src/cpu/intel/model_2065x/chip.h b/src/cpu/intel/model_2065x/chip.h
index 9e89793d80..90921f746b 100644
--- a/src/cpu/intel/model_2065x/chip.h
+++ b/src/cpu/intel/model_2065x/chip.h
@@ -1,5 +1,10 @@
/* SPDX-License-Identifier: GPL-2.0-only */
+#ifndef __CPU_INTEL_MODEL_2065X_CHIP_H__
+#define __CPU_INTEL_MODEL_2065X_CHIP_H__
+
struct cpu_intel_model_2065x_config {
int tcc_offset; /* TCC Activation Offset */
};
+
+#endif /* __CPU_INTEL_MODEL_2065X_CHIP_H__ */
diff --git a/src/cpu/intel/model_206ax/chip.h b/src/cpu/intel/model_206ax/chip.h
index 13cf3163e0..57e145eaf5 100644
--- a/src/cpu/intel/model_206ax/chip.h
+++ b/src/cpu/intel/model_206ax/chip.h
@@ -1,5 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0-only */
+#ifndef __CPU_INTEL_MODEL_206AX_CHIP_H__
+#define __CPU_INTEL_MODEL_206AX_CHIP_H__
+
/* Keep this in sync with acpi.c */
enum cpu_acpi_level {
CPU_ACPI_DISABLED = 0,
@@ -18,3 +21,5 @@ struct cpu_intel_model_206ax_config {
int tcc_offset; /* TCC Activation Offset */
};
+
+#endif /* __CPU_INTEL_MODEL_206AX_CHIP_H__ */