summaryrefslogtreecommitdiff
path: root/src/cpu/intel
diff options
context:
space:
mode:
authorDuncan Laurie <dlaurie@chromium.org>2017-01-21 19:11:37 -0800
committerDuncan Laurie <dlaurie@chromium.org>2017-01-22 19:25:15 +0100
commit949e34c3ee85524f5b0a27b72d3064752aa3d097 (patch)
tree8f85becc8ee5b49b3ba85b75eb7933dd88b9793f /src/cpu/intel
parente00365217cf30c7b8510fca0e7e60d0905b73752 (diff)
google/eve: Fixes for devicetree settings
The devicetree settings were incorrect in a few places with respect to the SOC and board design: - IMVP8 VR workaround is for MP2939 and not MP2949 on Eve - IccMax values are incorrect according to KBL-Y EDS - USB2[6] is incorrectly labeled - I2C touch devices do not need probed as they are not optional - PCIe Root Port 5 should be enabled - I2C5 device should not be enabled as it is unused BUG=chrome-os-partner:58666 TEST=manually tested on Eve board Change-Id: I74e092444ead4b40c6d8091b80a691d44e2c6c7d Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: https://review.coreboot.org/18200 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/cpu/intel')
0 files changed, 0 insertions, 0 deletions