summaryrefslogtreecommitdiff
path: root/src/cpu/intel
diff options
context:
space:
mode:
authorStefan Reinauer <reinauer@chromium.org>2012-04-03 16:21:04 -0700
committerStefan Reinauer <stefan.reinauer@coreboot.org>2012-04-06 00:33:16 +0200
commit61f4a744c0df43dbce816195b0e8ae12fc7b2479 (patch)
tree6c94778ada0fc0e12b80a34cbb48a92ab6a13b38 /src/cpu/intel
parent5b6404e4195157eac8d97ae5bf30f45612109d57 (diff)
Add constants for fast path resume copying
cache as ram does not usually cache the ram before it is up. Hence, if romstage.c backs up resume memory, the involved memcpy is always uncached. This makes resume very slow. On Sandybridge we copy the memory later, after enabling caching, and that allows us to resume in as little as 250ms. Change-Id: I31a71ad4468679d39880cf9a8c4e497bb7addf8f Signed-off-by: Stefan Reinauer <reinauer@google.com> Reviewed-on: http://review.coreboot.org/872 Reviewed-by: Ronald G. Minnich <rminnich@gmail.com> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/cpu/intel')
0 files changed, 0 insertions, 0 deletions