summaryrefslogtreecommitdiff
path: root/src/cpu/intel
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2021-05-29 06:48:38 +0200
committerPatrick Georgi <pgeorgi@google.com>2021-06-01 05:58:16 +0000
commitcdb81500f1fbfef2865e692e1193e39a56f9bca2 (patch)
tree022444d983e1e618bb6f25acc1fdbdc3c2aa8a84 /src/cpu/intel
parent9d9dae1d960304656681864b558d899183a83834 (diff)
cpu/intel/car/romstage.c: Drop unused function argument
This is a leftover when migrating to C_ENV_BOOTBLOCK Change-Id: Ibc610cd15448632dc13d87094853d9b981e2679b Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/55062 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/cpu/intel')
-rw-r--r--src/cpu/intel/car/romstage.c9
1 files changed, 2 insertions, 7 deletions
diff --git a/src/cpu/intel/car/romstage.c b/src/cpu/intel/car/romstage.c
index 4b4a4abef3..63ddd748f0 100644
--- a/src/cpu/intel/car/romstage.c
+++ b/src/cpu/intel/car/romstage.c
@@ -16,7 +16,7 @@
static struct postcar_frame early_mtrrs;
-static void romstage_main(unsigned long bist)
+static void romstage_main(void)
{
int i;
const int num_guards = 64;
@@ -58,11 +58,6 @@ static void romstage_main(unsigned long bist)
/* We do not return here. */
}
-/* We don't carry BIST from bootblock in a good location to read from.
- * Any error should have been reported in bootblock already.
- */
-#define NO_BIST 0
-
asmlinkage void car_stage_entry(void)
{
timestamp_add_now(TS_START_ROMSTAGE);
@@ -70,5 +65,5 @@ asmlinkage void car_stage_entry(void)
/* Assumes the hardware was set up during the bootblock */
console_init();
- romstage_main(NO_BIST);
+ romstage_main();
}