summaryrefslogtreecommitdiff
path: root/src/cpu/intel
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2021-06-20 15:44:32 +0300
committerFelix Held <felix-coreboot@felixheld.de>2021-10-17 02:45:01 +0000
commitc78c46d433eb6103c943dc8f7db9fa970643acce (patch)
treeda165871912ab6aa8cee71105b7445004ba152b6 /src/cpu/intel
parentd1da9570da7a725611dd4227e4297d0bb2ef2d21 (diff)
cpu/x86/lapic: Only deliver ExtINT to BSP
ExtINT is related to external PIC mode i8259 interrupts, they should be delivered to one CPU (BSP) only. Change-Id: I78490d2cbe3d9f52e10ef2471508263fd6c146ba Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42434 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/cpu/intel')
0 files changed, 0 insertions, 0 deletions