summaryrefslogtreecommitdiff
path: root/src/cpu/intel
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-10-28 18:32:54 +0100
committerPatrick Georgi <pgeorgi@google.com>2021-01-15 11:22:58 +0000
commit6d2d19de7453de04830163a234a970ea9eab386c (patch)
treeacc385d66f03a7afe79479476a4b0af41d90a2f4 /src/cpu/intel
parent8832de380d3e53f556c1b04818f324ea1ac1d415 (diff)
mb/intel/baskingridge: Replace invalid C-state values
Basking Ridge is not ULT, thus does not support C-states deeper than C7. Replace them with the values used by all other Haswell non-ULT boards to allow subsequent commits to cleanly factor them out of the devicetree. Change-Id: Ife34f7828f9ef19c8fccb3ac7b60146960112a81 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46907 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/cpu/intel')
0 files changed, 0 insertions, 0 deletions