summaryrefslogtreecommitdiff
path: root/src/cpu/intel/speedstep/acpi
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2021-01-27 20:25:51 +0200
committerPatrick Georgi <pgeorgi@google.com>2021-02-01 08:54:31 +0000
commit0b7446a2694ef8ad8c480602a7aee9ad90810ac7 (patch)
tree8a3b558010219a6f6844dcb652d581f26f2bae4e /src/cpu/intel/speedstep/acpi
parentda321d883468f1306dc6105d3d924b12cb43fa06 (diff)
sb/intel/i82801gx,ix: Drop MPEN from GNVS
It's a static value that is neither referenced from SMI handler nor needs to be updated on S3 resume path. Change-Id: I3928e5973fe65d9a4fe7975e5d5584efe6e5f2f8 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/50120 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/cpu/intel/speedstep/acpi')
-rw-r--r--src/cpu/intel/speedstep/acpi/cpu.asl1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu/intel/speedstep/acpi/cpu.asl b/src/cpu/intel/speedstep/acpi/cpu.asl
index 417ee115e2..770acdfaeb 100644
--- a/src/cpu/intel/speedstep/acpi/cpu.asl
+++ b/src/cpu/intel/speedstep/acpi/cpu.asl
@@ -5,6 +5,7 @@ External (\_SB.CNOT, MethodObj)
External (\_SB_.CP00, DeviceObj)
External (\_SB_.CP00._PPC)
External (\_SB_.CP01._PPC)
+External (\MPEN, IntObj)
Method (PNOT)
{