summaryrefslogtreecommitdiff
path: root/src/cpu/intel/slot_1
diff options
context:
space:
mode:
authorLee Leahy <leroy.p.leahy@intel.com>2017-03-15 17:16:59 -0700
committerLee Leahy <leroy.p.leahy@intel.com>2017-03-16 04:13:06 +0100
commit7b5f12b9b2695359b6ccb4d62bdb868166c7f8d1 (patch)
tree6b04150aa316965fd472b3dc127c374df6b34469 /src/cpu/intel/slot_1
parentdfc8a560d7fec715a652f428dc3cab3e0a92c680 (diff)
cpu/intel: Indent with tabs
Fix the following error and warning detected by checkpatch.pl: ERROR: code indent should use tabs where possible WARNING: please, no space before tabs TEST=Build and run on Galileo Gen2 Change-Id: I5bcd82561ef5856e99055d46528dcf3a283d2310 Signed-off-by: Lee Leahy <Leroy.P.Leahy@intel.com> Reviewed-on: https://review.coreboot.org/18846 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/cpu/intel/slot_1')
-rw-r--r--src/cpu/intel/slot_1/l2_cache.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/cpu/intel/slot_1/l2_cache.c b/src/cpu/intel/slot_1/l2_cache.c
index 7c127b3fb0..60b94522af 100644
--- a/src/cpu/intel/slot_1/l2_cache.c
+++ b/src/cpu/intel/slot_1/l2_cache.c
@@ -692,7 +692,7 @@ int p6_configure_l2_cache(void)
if (v >= 0 && (v & 0x20)) {
bblctl3 = rdmsr(BBL_CR_CTL3);
bblctl3.lo |= (BBLCR3_L2_ADDR_PARITY_ENABLE |
- BBLCR3_L2_CRTN_PARITY_ENABLE);
+ BBLCR3_L2_CRTN_PARITY_ENABLE);
wrmsr(BBL_CR_CTL3, bblctl3);
}