summaryrefslogtreecommitdiff
path: root/src/cpu/intel/model_f3x
diff options
context:
space:
mode:
authorAlexandru Gagniuc <alexandrux.gagniuc@intel.com>2016-03-30 14:38:44 -0700
committerMartin Roth <martinroth@google.com>2016-05-06 18:59:00 +0200
commit851ef96f4e44888095d4f4f435fa68d44dbe2240 (patch)
tree38fec3230bbef2d1d991a88278e339eb0b59b4b1 /src/cpu/intel/model_f3x
parent3aa34a8167c0e0f0ecdb823b5ab1de5c3b171f06 (diff)
ec/google/chromeec/ec_lpc: Declare used IO ports as a resource
Chrome EC uses IO ports 0x800 -> 0x9ff to communicate over LPC; however, those ports were not declared as a resource. This had two major downsides: * It allowed the allocator to assign said ports to other devices * It required manually open up an IO window in the LPC bridge. The LPC bridge on many chromeec boards had to be painstakingly adjusted to meet these constraints. The advantage of declaring the resources upfront is that the lpc bridge can now scan its child resources and automatically open up IO windows, as requested by its LPC children devices. Change-Id: I35c4e48dddb7300674d7a9858b590c1f20e3b0e3 Signed-off-by: Alexandru Gagniuc <alexandrux.gagniuc@intel.com> Reviewed-on: https://review.coreboot.org/14585 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/cpu/intel/model_f3x')
0 files changed, 0 insertions, 0 deletions