aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/intel/model_206ax/Makefile.inc
diff options
context:
space:
mode:
authorPatrick Rudolph <siro@das-labor.org>2017-06-06 10:44:29 +0200
committerMartin Roth <martinroth@google.com>2017-06-09 16:27:19 +0200
commitb9959e279c40b6db50efa61d20838757080fa4dd (patch)
tree2076a6f8bbc9019c555a598d2a3bd5424e3462a0 /src/cpu/intel/model_206ax/Makefile.inc
parent21e7424fc985f2f92ee7e9f505acd72c53035531 (diff)
cpu/intel/model_206ax: Use tsc monotonic timer
Switch from lapic to tsc. Allows timestamps to be used in coreboot, as there's a reference clock available to calculate correct time units. Clean Kconfig, remove duplicated lapic code and include tsc dir for LGA1155 boards. Tested on Lenovo T430. Change-Id: I849ca2b3908116d9d22907039cd6e4464444b1d1 Signed-off-by: Patrick Rudolph <siro@das-labor.org> Reviewed-on: https://review.coreboot.org/20044 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/cpu/intel/model_206ax/Makefile.inc')
-rw-r--r--src/cpu/intel/model_206ax/Makefile.inc4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/cpu/intel/model_206ax/Makefile.inc b/src/cpu/intel/model_206ax/Makefile.inc
index b79ccd71ff..7516e9d246 100644
--- a/src/cpu/intel/model_206ax/Makefile.inc
+++ b/src/cpu/intel/model_206ax/Makefile.inc
@@ -5,6 +5,10 @@ subdirs-y += ../common
ramstage-y += acpi.c
+ramstage-y += tsc_freq.c
+romstage-y += tsc_freq.c
+smm-$(CONFIG_HAVE_SMI_HANDLER) += tsc_freq.c
+
smm-$(CONFIG_HAVE_SMI_HANDLER) += finalize.c
cpu_microcode_bins += 3rdparty/blobs/cpu/intel/model_206ax/microcode.bin