diff options
author | Stefan Reinauer <stepan@coresystems.de> | 2010-04-13 00:11:59 +0000 |
---|---|---|
committer | Stefan Reinauer <stepan@openbios.org> | 2010-04-13 00:11:59 +0000 |
commit | 170679b9ddc3ccd92840c14d2b51be2908c67875 (patch) | |
tree | 6d001c718d94126de567500006f41b91dc4753fc /src/cpu/intel/model_106cx/cache_as_ram_disable.c | |
parent | 6d1b0d84f2f35bd2a8db77a16ef54c7cf5c4b838 (diff) |
update atom car code in the same way that 6ex/6fx was updated.
Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5415 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/cpu/intel/model_106cx/cache_as_ram_disable.c')
-rw-r--r-- | src/cpu/intel/model_106cx/cache_as_ram_disable.c | 94 |
1 files changed, 0 insertions, 94 deletions
diff --git a/src/cpu/intel/model_106cx/cache_as_ram_disable.c b/src/cpu/intel/model_106cx/cache_as_ram_disable.c deleted file mode 100644 index c6363e62dc..0000000000 --- a/src/cpu/intel/model_106cx/cache_as_ram_disable.c +++ /dev/null @@ -1,94 +0,0 @@ -/* - * This file is part of the coreboot project. - * - * Copyright (C) 2007-2008 coresystems GmbH - * - * This program is free software; you can redistribute it and/or - * modify it under the terms of the GNU General Public License as - * published by the Free Software Foundation; version 2 of the License. - * - * This program is distributed in the hope that it will be useful, - * but WITHOUT ANY WARRANTY; without even the implied warranty of - * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the - * GNU General Public License for more details. - * - * You should have received a copy of the GNU General Public License - * along with this program; if not, write to the Free Software - * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA - */ - - - -/* called from assembler code */ -void stage1_main(unsigned long bist); - -/* from romstage.c */ -void real_main(unsigned long bist); - -void stage1_main(unsigned long bist) -{ - unsigned int cpu_reset = 0; - - real_main(bist); - - /* No servicable parts below this line .. */ - - { - /* Check value of esp to verify if we have enough rom for stack in Cache as RAM */ - unsigned v_esp; - __asm__ volatile ( - "movl %%esp, %0\n\t" - : "=a" (v_esp) - ); - printk(BIOS_SPEW, "v_esp=%08x\n", v_esp); - } - - printk(BIOS_SPEW, "cpu_reset = %08x\n",cpu_reset); - - if(cpu_reset == 0) { - print_spew("Clearing initial memory region: "); - } - print_spew("No cache as ram now - "); - - /* store cpu_reset to ebx */ - __asm__ volatile ( - "movl %0, %%ebx\n\t" - ::"a" (cpu_reset) - ); - - if(cpu_reset==0) { -#define CLEAR_FIRST_1M_RAM 1 -#include "cache_as_ram_post.c" - } else { -#undef CLEAR_FIRST_1M_RAM -#include "cache_as_ram_post.c" - } - - __asm__ volatile ( - /* set new esp */ - "movl %0, %%ebp\n\t" - "movl %0, %%esp\n\t" - ::"a"( CONFIG_RAMBASE + (1024-64)*1024 ) - ); - - { - unsigned new_cpu_reset; - - /* get back cpu_reset from ebx */ - __asm__ volatile ( - "movl %%ebx, %0\n\t" - :"=a" (new_cpu_reset) - ); - -#ifdef CONFIG_DEACTIVATE_CAR - print_debug("Deactivating CAR"); -#include CONFIG_DEACTIVATE_CAR_FILE - print_debug(" - Done.\n"); -#endif - /* Copy and execute coreboot_ram */ - copy_and_run(new_cpu_reset); - /* We will not return */ - } - - print_debug("sorry. parachute did not open.\n"); -} |