summaryrefslogtreecommitdiff
path: root/src/cpu/intel/haswell
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2013-05-24 11:02:06 -0500
committerStefan Reinauer <stefan.reinauer@coreboot.org>2013-11-25 23:38:28 +0100
commit7820c77f2c118d604d0acfce8deb40536cae3121 (patch)
treea5faacf5486bf8944652fce0084e46a9cb87e128 /src/cpu/intel/haswell
parent21a78706addd15fcc682f556566c303a463fcda1 (diff)
wtm2: add ssdt2 table
The LynxPoint southbridge ACPI code needs the SSDT2 table to function properly. Otherwise the ACPI evaluator in the kernel spews errors. Change-Id: I73918545a07e43f4a281ff34d8537340d601b102 Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://gerrit.chromium.org/gerrit/56601 Reviewed-on: http://review.coreboot.org/4188 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'src/cpu/intel/haswell')
0 files changed, 0 insertions, 0 deletions