summaryrefslogtreecommitdiff
path: root/src/cpu/intel/haswell/chip.h
diff options
context:
space:
mode:
authorStefan Reinauer <stefan.reinauer@coreboot.org>2015-03-04 01:11:18 +0100
committerStefan Reinauer <stefan.reinauer@coreboot.org>2015-03-04 19:46:25 +0100
commit73307e0917c9084f1dc264ac2a61a094fddf1167 (patch)
tree06ad70a67337636f8b01fc0a7b4bf30bcf2c2469 /src/cpu/intel/haswell/chip.h
parent8ddc1f328ad2c6071c5c3dc126ec04f4e2e4a927 (diff)
Add stage information to coreboot banner
As a convenience, print the actual stage name when entering a stage. Also unify the banner between bootblock / romstage and ramstage. No reason for two different occurences. Instead of this: coreboot-4.0 Tue May 13 14:13:37 PDT 2014 starting... [..] coreboot-4.0 Tue May 13 14:13:37 PDT 2014 starting... [..] coreboot-4.0 Tue May 13 14:13:37 PDT 2014 booting... you will see this: coreboot-4.0 Tue May 13 14:13:37 PDT 2014 bootblock starting... [..] coreboot-4.0 Tue May 13 14:13:37 PDT 2014 romstage starting... [..] coreboot-4.0 Tue May 13 14:13:37 PDT 2014 ramstage starting... Roughly based on: https://chromium-review.googlesource.com/199671 Change-Id: Id5894535e0551d113c80e4ff0514287391be1bef Signed-off-by: Stefan Reinauer <reinauer@google.com> Signed-off-by: Vadim Bendebury <vbendeb@chromium.org> Reviewed-on: http://review.coreboot.org/8578 Tested-by: build bot (Jenkins) Reviewed-by: Marc Jones <marc.jones@se-eng.com>
Diffstat (limited to 'src/cpu/intel/haswell/chip.h')
0 files changed, 0 insertions, 0 deletions