summaryrefslogtreecommitdiff
path: root/src/cpu/intel/haswell/Makefile.inc
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2013-04-29 16:57:10 -0500
committerRonald G. Minnich <rminnich@gmail.com>2013-05-01 07:14:36 +0200
commitc46cc6f149c42653344d6e9f3656a4212fc46cef (patch)
tree785ff1c5861ac336546f6c1ba98e5997edf0e222 /src/cpu/intel/haswell/Makefile.inc
parenta421791db815fb2e2da9b1ce4bec78c97665b62f (diff)
haswell: 24MHz monotonic time implementation
Haswell ULT devices have a 24MHz package-level counter. Use this counter to provide a timer_monotonic_get() implementation. Change-Id: Ic79843fcbfbbb6462ee5ebd12b39502307750dbb Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/3153 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'src/cpu/intel/haswell/Makefile.inc')
-rw-r--r--src/cpu/intel/haswell/Makefile.inc1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu/intel/haswell/Makefile.inc b/src/cpu/intel/haswell/Makefile.inc
index a19a8c5270..90ffd66699 100644
--- a/src/cpu/intel/haswell/Makefile.inc
+++ b/src/cpu/intel/haswell/Makefile.inc
@@ -5,6 +5,7 @@ romstage-y += romstage.c
ramstage-$(CONFIG_GENERATE_ACPI_TABLES) += acpi.c
ramstage-$(CONFIG_HAVE_SMI_HANDLER) += smmrelocate.c
+ramstage-$(CONFIG_MONOTONIC_TIMER_MSR) += monotonic_timer.c
cpu_microcode-$(CONFIG_CPU_MICROCODE_CBFS_GENERATE) += microcode_blob.c