diff options
author | Maulik V Vaghela <maulik.v.vaghela@intel.com> | 2018-12-25 13:21:03 +0530 |
---|---|---|
committer | Subrata Banik <subrata.banik@intel.com> | 2018-12-28 06:39:14 +0000 |
commit | 8f537442d5d1014e333ed469d0e75a87f12cfbaf (patch) | |
tree | bc77defdf503e0aac59c1ab25718ab897fd303ed /src/cpu/intel/common | |
parent | 3b1a42f95d3f259f18b5f211dd112d03df9f78dd (diff) |
mb/google/hatch: Enable console UART
This patch incorporates following changes to enable console on UART0
1. update default console number to 0
2. Enable PCI port for UART0
GPIO configuration will be done by coreboot based on correct console
number.
Change-Id: I735d33674b276b28e2cbb753d3a6d83edbabe89d
Signed-off-by: Maulik V Vaghela <maulik.v.vaghela@intel.com>
Reviewed-on: https://review.coreboot.org/c/30424
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-by: Lijian Zhao <lijian.zhao@intel.com>
Reviewed-by: Rizwan Qureshi <rizwan.qureshi@intel.com>
Diffstat (limited to 'src/cpu/intel/common')
0 files changed, 0 insertions, 0 deletions