aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/amd/pi/romstage.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2017-09-06 15:42:23 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-11-27 10:37:50 +0000
commit46f04cbb49fbab5854d395edefea5b5f81df572e (patch)
tree21f53019188bff1ee980ae8b7ed68ecdf0bb97ed /src/cpu/amd/pi/romstage.c
parentb81731d9dbe067097388212c138e2bed88ce75d4 (diff)
binaryPI: Drop BINARYPI_LEGACY_WRAPPER support
Drop all the sources that were guarded with this. Change-Id: I6c6fd19875cb57f0caf42a1a94f59efed83bfe0d Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/19275 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Michał Żygowski <michal.zygowski@3mdeb.com>
Diffstat (limited to 'src/cpu/amd/pi/romstage.c')
-rw-r--r--src/cpu/amd/pi/romstage.c55
1 files changed, 0 insertions, 55 deletions
diff --git a/src/cpu/amd/pi/romstage.c b/src/cpu/amd/pi/romstage.c
deleted file mode 100644
index cac5664697..0000000000
--- a/src/cpu/amd/pi/romstage.c
+++ /dev/null
@@ -1,55 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- */
-
-#include <arch/cpu.h>
-#include <cbmem.h>
-#include <cpu/amd/car.h>
-#include <cpu/x86/mtrr.h>
-#include <console/console.h>
-#include <program_loading.h>
-#include <romstage_handoff.h>
-#include <northbridge/amd/agesa/agesa_helper.h>
-#include <northbridge/amd/agesa/state_machine.h>
-
-void asmlinkage early_all_cores(void)
-{
- amd_initmmio();
-}
-
-void *asmlinkage romstage_main(unsigned long bist)
-{
- int s3resume = 0;
- u8 initial_apic_id = cpuid_ebx(1) >> 24;
-
- /* Only BSP returns from here. */
- cache_as_ram_main(bist, initial_apic_id);
-
- cbmem_recovery(s3resume);
-
- romstage_handoff_init(s3resume);
-
- char *stack_top = cbmem_add(CBMEM_ID_ROMSTAGE_RAM_STACK, HIGH_ROMSTAGE_STACK_SIZE);
- stack_top += HIGH_ROMSTAGE_STACK_SIZE;
-
- printk(BIOS_DEBUG, "Move CAR stack.\n");
- return (void *)stack_top;
-}
-
-void asmlinkage romstage_after_car(void)
-{
- printk(BIOS_DEBUG, "CAR disabled.\n");
-
- agesa_postcar(NULL);
-
- run_ramstage();
-}