aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/amd/family_10h-family_15h/defaults.h
diff options
context:
space:
mode:
authorTimothy Pearson <tpearson@raptorengineeringinc.com>2015-08-07 19:04:49 -0500
committerMartin Roth <martinroth@google.com>2015-11-21 00:01:33 +0100
commit965704a96217b2ac5402b5b39940fa5a4277590e (patch)
tree8722184c7489a504555f06d27bb04f1ce6d2635e /src/cpu/amd/family_10h-family_15h/defaults.h
parentcaf0adac4f2030624eb6510024e2c7144b6f3a83 (diff)
amd/family_10h-family_15h: Fix poor performance on Family 15h CPUs
Change-Id: Ieb1f1fb5653651c98764de79636669802578d5f9 Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com> Reviewed-on: http://review.coreboot.org/12028 Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Diffstat (limited to 'src/cpu/amd/family_10h-family_15h/defaults.h')
-rw-r--r--src/cpu/amd/family_10h-family_15h/defaults.h13
1 files changed, 10 insertions, 3 deletions
diff --git a/src/cpu/amd/family_10h-family_15h/defaults.h b/src/cpu/amd/family_10h-family_15h/defaults.h
index 3e9ec09d24..901b8ce0a3 100644
--- a/src/cpu/amd/family_10h-family_15h/defaults.h
+++ b/src/cpu/amd/family_10h-family_15h/defaults.h
@@ -518,15 +518,15 @@ static const struct {
{ 3, 0x140, AMD_FAM10_ALL, AMD_PTYPE_ALL,
0x00800756, 0x00F3FFFF },
- { 3, 0x140, AMD_FAM15_ALL, AMD_PTYPE_ALL,
- 0x00a11755, 0x00f3ffff },
-
{ 3, 0x140, AMD_FAM10_ALL, AMD_PTYPE_UMA,
0x00C37756, 0x00F3FFFF },
{ 3, 0x144, AMD_FAM10_ALL, AMD_PTYPE_UMA,
0x00000036, 0x000000FF },
+ { 3, 0x140, AMD_FAM15_ALL, AMD_PTYPE_ALL,
+ 0x00a11755, 0x00f3ffff },
+
/* Errata 281 Workaround */
{ 3, 0x144, ( AMD_DR_B0 | AMD_DR_B1),
AMD_PTYPE_SVR, 0x00000001, 0x0000000F },
@@ -538,6 +538,13 @@ static const struct {
{ 3, 0x148, AMD_FAM10_ALL, AMD_PTYPE_UMA,
0x8000052A, 0xD5FFFFFF },
+ /* Core Interface Buffer Count */
+ { 3, 0x1a0, AMD_FAM15_ALL, AMD_PTYPE_ALL,
+ 0x00034004, 0x00037007 }, /* CpuToNbFreeBufCnt = 0x3,
+ L3ToSriReqCBC = 0x4,
+ L3FreeListCBC = default,
+ CpuCmdBufCnt = 0x4 */
+
/* ACPI Power State Control Reg1 */
{ 3, 0x80, AMD_FAM10_ALL, AMD_PTYPE_ALL,
0xE6002200, 0xFFFFFFFF },