summaryrefslogtreecommitdiff
path: root/src/cpu/amd/car
diff options
context:
space:
mode:
authorYinghai Lu <yinghailu@gmail.com>2005-12-14 20:08:23 +0000
committerYinghai Lu <yinghailu@gmail.com>2005-12-14 20:08:23 +0000
commit6f63c0297c3e3f31674dbbf193635921b5c20e15 (patch)
tree94facb1e3908fb0dd9f98d59c886a0a6de5da522 /src/cpu/amd/car
parent72ee9b0ebefa98e05867712eb303269836ec69b4 (diff)
support HDT disassembly when cache as ram auto stage
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2143 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/cpu/amd/car')
-rw-r--r--src/cpu/amd/car/cache_as_ram.inc71
1 files changed, 36 insertions, 35 deletions
diff --git a/src/cpu/amd/car/cache_as_ram.inc b/src/cpu/amd/car/cache_as_ram.inc
index 79cee33206..c7de4148a4 100644
--- a/src/cpu/amd/car/cache_as_ram.inc
+++ b/src/cpu/amd/car/cache_as_ram.inc
@@ -1,5 +1,6 @@
/* by yhlu 6.2005 */
-/* We will use 4K bytes only */
+/* yhlu 2005.12 make it support HDT Memory Debuggers with Disassmbly, please select the PCI Bus mem for Phys Type*/
+/* We may need 4K bytes only */
#define CacheSize DCACHE_RAM_SIZE
#define CacheBase (0xd0000 - CacheSize)
@@ -12,9 +13,9 @@
/*for normal part %ebx already contain cpu_init_detected from fallback call */
cache_as_ram_setup:
+
/* hope we can skip the double set for normal part */
#if USE_FALLBACK_IMAGE == 1
-
/* check if cpu_init_detected */
movl $MTRRdefType_MSR, %ecx
rdmsr
@@ -22,9 +23,6 @@ cache_as_ram_setup:
movl %eax, %ebx /* We store the status */
/* Set MtrrFixDramModEn for clear fixed mtrr */
- xorl %eax, %eax
- xorl %edx, %edx
-
enable_fixed_mtrr_dram_modify:
movl $SYSCFG_MSR, %ecx
rdmsr
@@ -32,13 +30,6 @@ enable_fixed_mtrr_dram_modify:
orl $SYSCFG_MSR_MtrrFixDramModEn, %eax
wrmsr
- /* Set the default memory type and enable fixed and variable MTRRs */
- movl $MTRRdefType_MSR, %ecx
- xorl %edx, %edx
- /* Enable Variable and Fixed MTRRs */
- movl $0x00000c00, %eax
- wrmsr
-
/*Clear all MTRRs */
xorl %edx, %edx
@@ -55,12 +46,6 @@ clear_fixed_var_mtrr:
jmp clear_fixed_var_mtrr
clear_fixed_var_mtrr_out:
- /* Enable the MTRRs and IORRs in SYSCFG */
- movl $SYSCFG_MSR, %ecx
- rdmsr
- orl $(SYSCFG_MSR_MtrrVarDramEn | SYSCFG_MSR_MtrrFixDramEn), %eax
- wrmsr
-
#if CacheSize == 0x10000
/* enable caching for 64K using fixed mtrr */
movl $0x268, %ecx /* fix4k_c0000*/
@@ -69,31 +54,34 @@ clear_fixed_var_mtrr_out:
wrmsr
movl $0x269, %ecx
wrmsr
-#endif
+#else
-#if CacheSize == 0x8000
+ #if CacheSize == 0x8000
/* enable caching for 32K using fixed mtrr */
movl $0x269, %ecx /* fix4k_c8000*/
movl $0x06060606, %eax /* WB IO type */
movl %eax, %edx
wrmsr
-#endif
+ #else
/* enable caching for 16K/8K/4K using fixed mtrr */
movl $0x269, %ecx /* fix4k_cc000*/
-#if CacheSize == 0x4000
+ #if CacheSize == 0x4000
movl $0x06060606, %edx /* WB IO type */
-#endif
-#if CacheSize == 0x2000
+ #endif
+ #if CacheSize == 0x2000
movl $0x06060000, %edx /* WB IO type */
-#endif
-#if CacheSize == 0x1000
+ #endif
+ #if CacheSize == 0x1000
movl $0x06000000, %edx /* WB IO type */
-#endif
+ #endif
xorl %eax, %eax
wrmsr
+ #endif
- /* enable memory access for 0 - 1MB using top_mem */
+#endif
+
+ /* enable memory access for first MBs using top_mem */
movl $TOP_MEM, %ecx
xorl %edx, %edx
movl $(((CONFIG_LB_MEM_TOPK << 10) + TOP_MEM_MASK) & ~TOP_MEM_MASK) , %eax
@@ -101,7 +89,6 @@ clear_fixed_var_mtrr_out:
#endif /* USE_FALLBACK_IMAGE == 1*/
#if USE_FALLBACK_IMAGE == 0
-
/* disable cache */
movl %cr0, %eax
orl $(0x1<<30),%eax
@@ -119,11 +106,26 @@ clear_fixed_var_mtrr_out:
wrmsr
movl $0x203, %ecx
- movl $0x0000000f, %edx
+ movl $0x0000000f, %edx /* AMD 40 bit */
movl $(~(XIP_ROM_SIZE - 1) | 0x800), %eax
wrmsr
#endif /* XIP_ROM_SIZE && XIP_ROM_BASE */
+#if USE_FALLBACK_IMAGE == 1
+ /* Set the default memory type and enable fixed and variable MTRRs */
+ movl $MTRRdefType_MSR, %ecx
+ xorl %edx, %edx
+ /* Enable Variable and Fixed MTRRs */
+ movl $0x00000c00, %eax
+ wrmsr
+
+ /* Enable the MTRRs and IORRs in SYSCFG */
+ movl $SYSCFG_MSR, %ecx
+ rdmsr
+ orl $(SYSCFG_MSR_MtrrVarDramEn | SYSCFG_MSR_MtrrFixDramEn), %eax
+ wrmsr
+#endif
+
/* enable cache */
movl %cr0, %eax
andl $0x9fffffff,%eax
@@ -132,23 +134,22 @@ clear_fixed_var_mtrr_out:
#if USE_FALLBACK_IMAGE == 1
/* Read the range with lodsl*/
- movl $(CacheBase+CacheSize-4), %esi
- std
+ cld
+ movl $CacheBase, %esi
movl $(CacheSize>>2), %ecx
rep lodsl
/* Clear the range */
- movl $(CacheBase+CacheSize-4), %edi
+ movl $CacheBase, %edi
movl $(CacheSize>>2), %ecx
xorl %eax, %eax
rep stosl
#endif /*USE_FALLBACK_IMAGE == 1*/
-
+ /* set up the stack pointer */
movl $(CacheBase+CacheSize-4), %eax
movl %eax, %esp
-
/* Restore the BIST result */
movl %ebp, %eax
/* We need to set ebp ? No need */