summaryrefslogtreecommitdiff
path: root/src/cpu/amd/agesa
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2018-12-28 17:53:36 +0100
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-01-07 10:36:59 +0000
commit4cc9b6c78d334bdf3f3e27227eb2ce5bba8b4ef5 (patch)
treea0fb84707714be1f2dee2c33a616ef4f8f75fd16 /src/cpu/amd/agesa
parent930d96e1b6acba35a6b0e38b25a6ea03253a3316 (diff)
usbdebug: Initialize the HW once in CAR stages
The EHCI hardware needs to be initialized only once during CAR stages. Some exception need to be made when a blob messes with the EHCI hardware. To achieve this add a fixed location in the car.ld linker script such that the ehci debug information can be shared across CAR stages. Currently this means only romstage and bootblock, but verstage can also be hooked up later on. Tested on google/peppy: Both the bootblock and the romstage properly output console. Change-Id: I78e20a172fd5cc81f366d580f3cce57b9545d7a2 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/30481 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/cpu/amd/agesa')
0 files changed, 0 insertions, 0 deletions