aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/amd/agesa/romstage.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2017-09-03 13:44:03 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2017-09-08 03:19:38 +0000
commitf8e9449df084d0ccd1a98e756b37343e509c6b67 (patch)
tree1a3f82568d334ff3e66c6077ba75349be0b64d66 /src/cpu/amd/agesa/romstage.c
parent740afc4ddef4f4853e1fa8d92d17fc5aeb72adfd (diff)
AGESA: Drop old ACPI S3 resume path
Fixed ACPI S3 support will use POSTCAR_STAGE and no longer uses the code removed here. Change-Id: I180adaaccce5f0caabcdcd67f3000a21295b0ecf Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/21380 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/cpu/amd/agesa/romstage.c')
-rw-r--r--src/cpu/amd/agesa/romstage.c4
1 files changed, 0 insertions, 4 deletions
diff --git a/src/cpu/amd/agesa/romstage.c b/src/cpu/amd/agesa/romstage.c
index 7955345a46..f8b1e439d6 100644
--- a/src/cpu/amd/agesa/romstage.c
+++ b/src/cpu/amd/agesa/romstage.c
@@ -17,7 +17,6 @@
#include <arch/cpu.h>
#include <cbmem.h>
#include <cpu/amd/car.h>
-#include <cpu/amd/agesa/s3_resume.h>
#include <cpu/x86/bist.h>
#include <cpu/x86/mtrr.h>
#include <console/console.h>
@@ -130,8 +129,5 @@ void asmlinkage romstage_after_car(void)
if (HAS_LEGACY_WRAPPER)
agesa_postcar(cb);
- if (!IS_ENABLED(CONFIG_CPU_AMD_PI) && cb->s3resume)
- set_resume_cache();
-
run_ramstage();
}