aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/amd/agesa/Kconfig
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2014-06-19 03:48:42 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2014-06-25 05:43:43 +0200
commit4f7cb87df2a4b2d1da6c1e759a3a69bc36626850 (patch)
treef9b5df18d7854c87008428af4c341e3651a80bf7 /src/cpu/amd/agesa/Kconfig
parent207880cd1127acd6f5f0f2241d753aa6b1c39da0 (diff)
AGESA: Move config parameters for non-volatile S3 data
These parameters are not specific to the southbridge device, but the implementation of S3 storage defined by CPU code. Change-Id: Ic341cc2b7669cf8e3e920c48473826ec03fc7d8d Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/6081 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
Diffstat (limited to 'src/cpu/amd/agesa/Kconfig')
-rw-r--r--src/cpu/amd/agesa/Kconfig9
1 files changed, 9 insertions, 0 deletions
diff --git a/src/cpu/amd/agesa/Kconfig b/src/cpu/amd/agesa/Kconfig
index 21f0c6f3b7..b53e4b0fee 100644
--- a/src/cpu/amd/agesa/Kconfig
+++ b/src/cpu/amd/agesa/Kconfig
@@ -66,6 +66,15 @@ config DCACHE_RAM_BASE
config DCACHE_RAM_SIZE
hex
default 0x10000
+
+config S3_DATA_POS
+ hex
+ default 0xFFFF0000
+
+config S3_DATA_SIZE
+ int
+ default 32768
+
endif # CPU_AMD_AGESA
source src/cpu/amd/agesa/family10/Kconfig