diff options
| author | Subrata Banik <subrata.banik@intel.com> | 2020-05-26 18:26:54 +0530 |
|---|---|---|
| committer | Duncan Laurie <dlaurie@chromium.org> | 2020-06-14 17:48:31 +0000 |
| commit | 33d9c4ad7e9e8048e90858edd8e0212e23a0ac8e (patch) | |
| tree | d0c401d3d2c099bf1a307547bc53dfafa3b686c2 /src/commonlib | |
| parent | f7841d03e2580c666f544e7bb625b1df0ed298a4 (diff) | |
drivers/intel/fsp2_0: Add FSP 2.2 specific support
• Based on FSP EAS v2.1 – Backward compatibility is retained.
• Add multi-phase silicon initialization to increase the modularity of the
FspSiliconInit() API.
• Add FspMultiPhaseSiInit() API
• FSP_INFO_HEADER changes
o Added FspMultiPhaseSiInitEntryOffset
• Add FSPS_ARCH_UPD
o Added EnableMultiPhaseSiliconInit, bootloaders designed for
FSP 2.0/2.1 can disable the FspMultiPhaseSiInit() API and
continue to use FspSiliconInit() without change.
FSP 2.2 Specification:
https://www.intel.com/content/www/us/en/intelligent-systems/intel-firmware-support-package/intel-fsp-overview.html
Change-Id: If7177a267f3a9b4cbb60a639f1c737b9a3341913
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/41728
Reviewed-by: Srinidhi N Kaushik <srinidhi.n.kaushik@intel.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/commonlib')
| -rw-r--r-- | src/commonlib/include/commonlib/timestamp_serialized.h | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/commonlib/include/commonlib/timestamp_serialized.h b/src/commonlib/include/commonlib/timestamp_serialized.h index 132d45b86d..b1e58c9780 100644 --- a/src/commonlib/include/commonlib/timestamp_serialized.h +++ b/src/commonlib/include/commonlib/timestamp_serialized.h @@ -115,6 +115,8 @@ enum timestamp_id { TS_FSP_AFTER_FINALIZE = 959, TS_FSP_BEFORE_END_OF_FIRMWARE = 960, TS_FSP_AFTER_END_OF_FIRMWARE = 961, + TS_FSP_MULTI_PHASE_SI_INIT_START = 962, + TS_FSP_MULTI_PHASE_SI_INIT_END = 963, /* 1000+ reserved for payloads (1000-1200: ChromeOS depthcharge) */ |