summaryrefslogtreecommitdiff
path: root/src/arch
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-03-29 17:45:28 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-04-23 10:00:39 +0000
commit20eaef024cb06677de10d018e6f70c28d1841290 (patch)
tree9e3c264553fa807dd1347b5427f863e4b241949e /src/arch
parent7118701e96c46e641cb4527e34fa48b77d105c43 (diff)
src: Add missing include 'console.h'
Change-Id: Ie21c390ab04adb5b05d5f9760d227d2a175ccb56 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32122 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Diffstat (limited to 'src/arch')
-rw-r--r--src/arch/arm64/arm_tf.c1
-rw-r--r--src/arch/riscv/boot.c1
2 files changed, 1 insertions, 1 deletions
diff --git a/src/arch/arm64/arm_tf.c b/src/arch/arm64/arm_tf.c
index 7cf173b5bb..f43bc028d2 100644
--- a/src/arch/arm64/arm_tf.c
+++ b/src/arch/arm64/arm_tf.c
@@ -21,6 +21,7 @@
#include <assert.h>
#include <bootmem.h>
#include <cbfs.h>
+#include <console/console.h>
#include <program_loading.h>
/*
diff --git a/src/arch/riscv/boot.c b/src/arch/riscv/boot.c
index 29064b1dc1..edf5295d79 100644
--- a/src/arch/riscv/boot.c
+++ b/src/arch/riscv/boot.c
@@ -17,7 +17,6 @@
#include <vm.h>
#include <arch/boot.h>
#include <arch/encoding.h>
-#include <console/console.h>
#include <arch/smp/smp.h>
#include <mcall.h>