diff options
| author | Jonathan Neuschäfer <j.neuschaefer@gmx.net> | 2018-09-21 18:57:04 +0200 |
|---|---|---|
| committer | Ronald G. Minnich <rminnich@gmail.com> | 2018-09-26 18:52:08 +0000 |
| commit | ae91cdabf60b97d3205de3aa55954dd4f5903845 (patch) | |
| tree | 8a559f6372a5dba9203709ce181efb5c3d7549b7 /src/arch | |
| parent | bdebc8918c4b19c2065d8fd9469cf507f13f3e36 (diff) | |
arch/riscv: Advance the PC after handling misaligned load/store
After emulating an instruction in the misaligned load/store handler, we
need to increment the program counter by the size of instruction.
Otherwise the same instruction is executed (and emulated) again and again.
While were at it: Also return early in the unlikely case that the
faulting instruction is not 16 or 32 bits long, and be more explicit
about the return values of fetch_*bit_instruction.
Tested by Philipp Hug, using the linuxcheck payload.
Fixes: cda59b56ba ("riscv: update misaligned memory access exception handling")
Change-Id: Ie2dc0083835809971143cd6ab89fe4f7acd2a845
Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Reviewed-on: https://review.coreboot.org/28617
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Philipp Hug <philipp@hug.cx>
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'src/arch')
| -rw-r--r-- | src/arch/riscv/misaligned.c | 17 |
1 files changed, 13 insertions, 4 deletions
diff --git a/src/arch/riscv/misaligned.c b/src/arch/riscv/misaligned.c index cb045b8323..ba96102839 100644 --- a/src/arch/riscv/misaligned.c +++ b/src/arch/riscv/misaligned.c @@ -146,17 +146,18 @@ static struct memory_instruction_info *match_instruction(uintptr_t insn) } -static int fetch_16bit_instruction(uintptr_t vaddr, uintptr_t *insn) +static int fetch_16bit_instruction(uintptr_t vaddr, uintptr_t *insn, int *size) { uint16_t ins = mprv_read_mxr_u16((uint16_t *)vaddr); if (EXTRACT_FIELD(ins, 0x3) != 3) { *insn = ins; + *size = 2; return 0; } return -1; } -static int fetch_32bit_instruction(uintptr_t vaddr, uintptr_t *insn) +static int fetch_32bit_instruction(uintptr_t vaddr, uintptr_t *insn, int *size) { uint32_t l = (uint32_t)mprv_read_mxr_u16((uint16_t *)vaddr + 0); uint32_t h = (uint32_t)mprv_read_mxr_u16((uint16_t *)vaddr + 2); @@ -164,6 +165,7 @@ static int fetch_32bit_instruction(uintptr_t vaddr, uintptr_t *insn) if ((EXTRACT_FIELD(ins, 0x3) == 3) && (EXTRACT_FIELD(ins, 0x1c) != 0x7)) { *insn = ins; + *size = 4; return 0; } return -1; @@ -174,11 +176,15 @@ void handle_misaligned(trapframe *tf) { uintptr_t insn = 0; union endian_buf buff; + int insn_size = 0; /* try to fetch 16/32 bits instruction */ - if (fetch_16bit_instruction(tf->epc, &insn)) - if (fetch_32bit_instruction(tf->epc, &insn)) + if (fetch_16bit_instruction(tf->epc, &insn, &insn_size) < 0) { + if (fetch_32bit_instruction(tf->epc, &insn, &insn_size) < 0) { redirect_trap(); + return; + } + } /* matching instruction */ struct memory_instruction_info *match = match_instruction(insn); @@ -264,4 +270,7 @@ void handle_misaligned(trapframe *tf) mprv_write_u8(addr, buff.b[i]); } } + + /* return to where we came from */ + write_csr(mepc, read_csr(mepc) + insn_size); } |