aboutsummaryrefslogtreecommitdiff
path: root/src/arch/x86/memset.c
diff options
context:
space:
mode:
authorLee Leahy <leroy.p.leahy@intel.com>2016-07-25 17:18:50 -0700
committerLee Leahy <leroy.p.leahy@intel.com>2016-07-26 16:15:24 +0200
commit99f1b2f7553dbb6767b76aaf1b0dddeaaf67eb2d (patch)
treebcb70e778cc1b10ab749b0ba9f5007ec0fc821bc /src/arch/x86/memset.c
parente82b5057e3f3e6d1bd67b38002e49eae0248c839 (diff)
arch/x86: Organize ramstage to match other stages
Move the ramstage files to the beginning of the section. Eliminate duplicate conditionals. TEST=Build and run on Galileo Gen2 Change-Id: I461a5b78a76bd0d2643b85973fd0a70bc5e89581 Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: https://review.coreboot.org/15892 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/arch/x86/memset.c')
0 files changed, 0 insertions, 0 deletions