summaryrefslogtreecommitdiff
path: root/src/arch/riscv
diff options
context:
space:
mode:
authorJeremy Compostella <jeremy.compostella@intel.com>2024-02-16 14:21:31 -0800
committerMartin L Roth <gaumless@gmail.com>2024-03-09 23:45:00 +0000
commita49dafc7d2de4ee0e24bd72d19f80d36218348bb (patch)
tree3df6085218e201d634dd90c6df66e2435799770c /src/arch/riscv
parentc8d47169f43da95fcf8a8c385d49e0a464e58a97 (diff)
soc/intel/common/mp_init: Fix USE_INTEL_FSP_MP_INIT use-case
Commit 829e8e65b939 ("soc/intel: Use common codeflow for MP init") brokes `USE_INTEL_FSP_MP_INIT' by making `init_cpus' function static. This function needs to be accessible from src/drivers/intel/fsp2_0/fsp_mpinit.c. TEST=Verified on Meteor Lake rex board Change-Id: Idb8cdfef7b4279da2c7dff344c95fe446a605934 Signed-off-by: Jeremy Compostella <jeremy.compostella@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/80575 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Subrata Banik <subratabanik@google.com>
Diffstat (limited to 'src/arch/riscv')
0 files changed, 0 insertions, 0 deletions