aboutsummaryrefslogtreecommitdiff
path: root/src/arch/riscv
diff options
context:
space:
mode:
authorJonathan Neuschäfer <j.neuschaefer@gmx.net>2016-06-10 19:35:14 +0200
committerMartin Roth <martinroth@google.com>2016-06-12 12:31:06 +0200
commit4ac82401a84d29e7849a9eaa9431cc2754f1f18b (patch)
tree92211cf2b0b6b52b5cb61cb31eb40faa33ea9b39 /src/arch/riscv
parent6f762171de4b8514fddd430052cbf24524e09e5d (diff)
arch/riscv/trap_util.S: Use "li" pseudo-instruction to load a constant
Change-Id: I9759771fa6fc708d7d97509c5f5e0cefb8ab4c96 Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net> Reviewed-on: https://review.coreboot.org/14962 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'src/arch/riscv')
-rw-r--r--src/arch/riscv/trap_util.S2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/arch/riscv/trap_util.S b/src/arch/riscv/trap_util.S
index bc09dc92cb..0118ffcfe0 100644
--- a/src/arch/riscv/trap_util.S
+++ b/src/arch/riscv/trap_util.S
@@ -108,7 +108,7 @@
supervisor_trap_entry:
csrw mscratch, sp
# load in the top of the machine stack
- la sp, 0x80FFF0 - 64
+ li sp, 0x80FFF0 - 64
1:addi sp,sp,-320
save_tf
move a0,sp