summaryrefslogtreecommitdiff
path: root/src/arch/riscv
diff options
context:
space:
mode:
authorTingHan.Shen <tinghan.shen@mediatek.com>2020-11-20 14:42:23 +0800
committerHung-Te Lin <hungte@chromium.org>2020-12-10 14:05:27 +0000
commitbe404c22aa8d9675d1b4b62fd188aee5aef01f88 (patch)
tree106901eae8c15dfc66892ce28580e18866ecd5f9 /src/arch/riscv
parent916e2efad4daaf6572107ed2e9b669e434eb5629 (diff)
soc/mediatek/mt8192: Init SSPM
SSPM is "Secure System Power Manager" that provides power control in secure domain. The initialization flow is to load SSPM firmware to its SRAM space and then enable. Signed-off-by: TingHan.Shen <tinghan.shen@mediatek.com> Change-Id: Ia834852af50e9e7e1b1222ed1e2be20e43139c62 Reviewed-on: https://review.coreboot.org/c/coreboot/+/47786 Reviewed-by: Hung-Te Lin <hungte@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/arch/riscv')
0 files changed, 0 insertions, 0 deletions