summaryrefslogtreecommitdiff
path: root/src/arch/riscv/trap_util.S
diff options
context:
space:
mode:
authorMarshall Dawson <marshalldawson3rd@gmail.com>2018-09-04 13:11:42 -0600
committerMartin Roth <martinroth@google.com>2018-09-07 14:51:42 +0000
commit0b4a1e220a62ec531c4850167ef000cf4715b474 (patch)
treef988d33a23de7f3af9f92c81a1a3119e6ee1b114 /src/arch/riscv/trap_util.S
parent4b0f6fa156a9a474adb2e1e296ed990458ecdf26 (diff)
amd/stoneyridge: Relocate MCA error identification
Move the process of interrogating the Machine Check registers into its own file. This rearranges source code in preparation of supporting a Boot Error Record Table, which stoneyridge will use to report latent MC errors to the OS. BUG=b:65446699 TEST=inspect BERT region, and dmesg, on full patch stack. Use test data plus a failing Grunt system. Change-Id: Ia3275e9135dc96ba4a717c9371f38843fa1e3e64 Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-on: https://review.coreboot.org/28475 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/arch/riscv/trap_util.S')
0 files changed, 0 insertions, 0 deletions