summaryrefslogtreecommitdiff
path: root/src/arch/riscv/tables.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2017-09-05 22:43:05 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2017-09-08 03:18:04 +0000
commita7421fb9cb91b4f6467d6e658f00aa8c34d7ebd8 (patch)
tree1be354fd05ce991e65198a90caf2717e53a56650 /src/arch/riscv/tables.c
parentd87e4b346943110a6d919aa52444bb420e2755be (diff)
arch/x86 postcar: Fix use with stage_cache
Postcar failed when loading from stage_cache, if romstage did not pass same pcf->stack on normal and resume paths. Change-Id: I853afb1fbdb942fd671d89950911c850c96e3af3 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/21444 Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/arch/riscv/tables.c')
0 files changed, 0 insertions, 0 deletions