summaryrefslogtreecommitdiff
path: root/src/arch/riscv/include/vm.h
diff options
context:
space:
mode:
authorMarshall Dawson <marshalldawson3rd@gmail.com>2018-03-28 16:26:26 -0600
committerPatrick Georgi <pgeorgi@google.com>2018-04-06 06:43:50 +0000
commit679f923cfc53bd0ead59a6bf56ca7a46bde5c62d (patch)
tree52278fafea8b9e4ca7559d6fc4c0a7b7b18b121d /src/arch/riscv/include/vm.h
parentd85c4afea56b3ca0eca4de3707884802bbdcca45 (diff)
vc/amd/stoneyridge: Add definition for AGESA heap rebase
AgesaHeapRebase is an optional callout that allows AGESA to use a coreboot-managed heap base address. Its internal default location is determined by AMD_HEAP_START_ADDRESS which is defined as 4 MB. Add a #define that AGESA may use once the feature is available. BUG=b:74518368 Change-Id: Id23455779b1c8c4931ad1a3122587e09ad237ecc Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-on: https://review.coreboot.org/25456 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Richard Spiegel <richard.spiegel@silverbackltd.com>
Diffstat (limited to 'src/arch/riscv/include/vm.h')
0 files changed, 0 insertions, 0 deletions