diff options
| author | Kevin Chiu <Kevin.Chiu@quantatw.com> | 2018-07-16 12:35:34 +0800 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2018-07-17 18:04:25 +0000 |
| commit | f17a0df112ec3351a9ea344408a39dc895bf1788 (patch) | |
| tree | 471baf31f1a941f8a7cb7cf8468ee23214d5484b /src/arch/riscv/bootblock.S | |
| parent | 80961af4b6888ff31aacaae0753969db4a8fb734 (diff) | |
soc/amd/stoneyridge: Update ACPI external processor name
update external processor name to match declaration in SSDT.
in SSDT:
Processor (\_PR.P000, 0x00, 0x00000410, 0x06) {}
Processor (\_PR.P001, 0x01, 0x00000000, 0x00) {}
in DSDT:
External (_PR_.CP00, UnknownObj)
External (_PR_.CP01, UnknownObj)
After fix this, ACPI _PSL (Passive List) now can return correct list
of processor objects for thermal passive cooling.
BUG=b:111478152
BRANCH=master
TEST=emerge-grunt coreboot
Change-Id: I78c838608c78eb7b5e3f8d5c67589e082c756201
Signed-off-by: Kevin Chiu <Kevin.Chiu@quantatw.com>
Reviewed-on: https://review.coreboot.org/27495
Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/arch/riscv/bootblock.S')
0 files changed, 0 insertions, 0 deletions