summaryrefslogtreecommitdiff
path: root/src/arch/ppc64/tables.c
diff options
context:
space:
mode:
authorShaunak Saha <shaunak.saha@intel.com>2020-04-29 13:19:44 -0700
committerPatrick Georgi <pgeorgi@google.com>2020-07-12 19:37:50 +0000
commitdbf6f688aaf43a406aa41b717d944b655c228fcf (patch)
tree39f4f38c73f96bc0f915b353caad3fe2acc7bb96 /src/arch/ppc64/tables.c
parent1866a8cba4b6a538cb98da380a9ddb805cd235ce (diff)
mb/intel/tglrvp: Enable recovery in TGL RVP
Share "EC in RW" GPIO with depthcharge. Also we define the CONFIGS needed CHROME, CHROME_EC and use the chrome lid and recovery. BUG=None BRANCH=None TEST=Build and boot TGL RVP. Check recovery works with crossystem recovery_request. Change-Id: I1e88200e3f8418e5b0ab39ac65ed1b3545ce111e Signed-off-by: Shaunak Saha <shaunak.saha@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40861 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Wonkyu Kim <wonkyu.kim@intel.com> Reviewed-by: Srinidhi N Kaushik <srinidhi.n.kaushik@intel.com>
Diffstat (limited to 'src/arch/ppc64/tables.c')
0 files changed, 0 insertions, 0 deletions