summaryrefslogtreecommitdiff
path: root/src/arch/arm64
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2016-08-21 10:41:44 +0200
committerMartin Roth <martinroth@google.com>2016-08-28 18:28:28 +0200
commit2078e75b00582f4e250c374df0ce970da9e1b66e (patch)
tree51c5c95c039f5366e0382682d8ccb91eaf8e192b /src/arch/arm64
parentf772f9c6d2a3abc196fcc76cfaaa96f8381902b0 (diff)
src/arch: Capitalize CPU and ACPI
Change-Id: I37dfa853c3dbe93a52f6c37941b17717e22f6430 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/16277 Reviewed-by: Omar Pakker Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/arch/arm64')
-rw-r--r--src/arch/arm64/stage_entry.S4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/arch/arm64/stage_entry.S b/src/arch/arm64/stage_entry.S
index 7f113fb4fc..7aeabe6f2a 100644
--- a/src/arch/arm64/stage_entry.S
+++ b/src/arch/arm64/stage_entry.S
@@ -74,7 +74,7 @@ ENDPROC(cpu_get_exception_stack)
* any rmodules.
*/
ENTRY(arm64_c_environment)
- /* Set the exception stack for the cpu. */
+ /* Set the exception stack for the CPU. */
bl cpu_get_exception_stack
msr SPSel, #1
isb
@@ -84,7 +84,7 @@ ENTRY(arm64_c_environment)
msr SPSel, #0
isb
- /* Set the non-exception stack for the cpu. */
+ /* Set the non-exception stack for the CPU. */
bl cpu_get_stack
mov sp, x0