summaryrefslogtreecommitdiff
path: root/src/arch/arm/armv7/cache.c
diff options
context:
space:
mode:
authorWerner Zeh <werner.zeh@siemens.com>2021-09-30 12:59:43 +0200
committerFelix Held <felix-coreboot@felixheld.de>2021-10-01 14:07:00 +0000
commit0bebcdb16576780de8679cbe24f6dee8d2e0121f (patch)
tree47cef30cb3426c28871fc3552549e126414f55cd /src/arch/arm/armv7/cache.c
parent16e815fcadd1e139082b04f6763a4ad9b3be8928 (diff)
mb/siemens/mc_ehl1: Enable LPSS UART
Enable LPSS UART for coreboot console on mc_ehl1. Change-Id: Id995953741d48fbbe2482ff7c0ef81cac5a31207 Signed-off-by: Werner Zeh <werner.zeh@siemens.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/58049 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Mario Scheithauer <mario.scheithauer@siemens.com>
Diffstat (limited to 'src/arch/arm/armv7/cache.c')
0 files changed, 0 insertions, 0 deletions