diff options
| author | Karthikeyan Ramasubramanian <kramasub@chromium.org> | 2022-02-14 23:34:24 -0700 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2022-02-17 21:43:29 +0000 |
| commit | e1d6f5b80d58cf6a87b69d95477e2dfe3889a6e3 (patch) | |
| tree | c2046dcc8a8f92f6b56da52c6df324b98c0aef27 /spd/lp5/set-1/spd-2.hex | |
| parent | 3248db0e5a060271d7c1e87c4b687bec0b6c8d97 (diff) | |
util/spd_tools/spd_gen/lp5: Encode Bank Architecture
ADL supports 8B Bank Architecture, whereas Sabrina supports either BG or
16B Bank Architectures depending on the speed. This influences SDRAM
Density and Banks, SDRAM Addressing bytes in SPD. Encode them as per the
individual SoC advisories.
BUG=b:211510456
TEST=Generate SPDs for Sabrina.
Signed-off-by: Karthikeyan Ramasubramanian <kramasub@google.com>
Change-Id: Ic854ccccb2b301e75d0f28cd36daf87fd41e07e7
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61948
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
Diffstat (limited to 'spd/lp5/set-1/spd-2.hex')
| -rw-r--r-- | spd/lp5/set-1/spd-2.hex | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/spd/lp5/set-1/spd-2.hex b/spd/lp5/set-1/spd-2.hex index 9c6f906f59..33da5d70be 100644 --- a/spd/lp5/set-1/spd-2.hex +++ b/spd/lp5/set-1/spd-2.hex @@ -1,4 +1,4 @@ -23 11 13 0E 15 1A B5 18 00 40 00 00 0A 02 00 00 +23 11 13 0E 85 19 B5 18 00 40 00 00 0A 02 00 00 00 00 0A 00 00 00 00 00 AA 00 90 A8 90 90 06 C0 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |