summaryrefslogtreecommitdiff
path: root/payloads
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2017-08-10 14:22:43 +0530
committerAaron Durbin <adurbin@chromium.org>2017-08-16 23:30:12 +0000
commit3e550446452a8dad886e02d708aa325266b65663 (patch)
treeba652cb68ad54c762cb0b4723ab755dc0b880a93 /payloads
parentb27aa82a50cde46d43ea0dd6ad797eb9c248e6c8 (diff)
soc/intel/cannonlake: Add proper support to enable UART2 in 16550 mode
Need to perform a dummy read in order to activate LPSS UART's 16550 8-bit compatibility mode. TEST=Able to get serial log in both 32 bit and 8 bit mode through LPSS UART2 based on CONFIG_DRIVERS_UART_8250MEM_32 and CONFIG_DRIVERS_UART_8250MEM selection. Change-Id: Ief58fdcb8a91f9951a48c3bd7490b1c7fee17e48 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/20940 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'payloads')
0 files changed, 0 insertions, 0 deletions