summaryrefslogtreecommitdiff
path: root/payloads/libpayload/libpci/Makefile.inc
diff options
context:
space:
mode:
authorMartin Roth <martin.roth@se-eng.com>2013-01-15 13:17:30 -0700
committerMartin Roth <martin.roth@se-eng.com>2013-01-21 18:54:35 +0100
commite4cd00cacb4b1ab374c575b972fa2662ec739642 (patch)
tree49063d3bcf5292b84635e2e47d2f24a83b41b145 /payloads/libpayload/libpci/Makefile.inc
parenteac220f8b5f0fc20f17d82ea270bd948a9b94c37 (diff)
Save and restore F15TN graphics command register
In the AGESA routine GfxInitSview() called in the S3save path, the IO Space bit was getting cleared from the command register. This kept seabios from initializing the video bios. If the vbios was loaded by coreboot, this routine was skipped, allowing seabios to initialize vbios as well. I have modified the routine to save and restore the command register instead of clearing the IO Space bit. Change-Id: I756b0606adbc47da96780308c911852e39f547c7 Signed-off-by: Martin Roth <martin.roth@se-eng.com> Reviewed-on: http://review.coreboot.org/2172 Reviewed-by: Dave Frodin <dave.frodin@se-eng.com> Tested-by: build bot (Jenkins) Reviewed-by: Marc Jones <marcj303@gmail.com>
Diffstat (limited to 'payloads/libpayload/libpci/Makefile.inc')
0 files changed, 0 insertions, 0 deletions