diff options
author | Marco Chen <marcochen@chromium.org> | 2020-03-26 22:23:17 +0800 |
---|---|---|
committer | Furquan Shaikh <furquan@google.com> | 2020-04-07 06:31:12 +0000 |
commit | 540af0960217a1d25600d6ef5f0048f4a9b391fd (patch) | |
tree | 94cba470ba4b10502eb3d965e0e18308f6a74fb9 /payloads/coreinfo/cpuid.S | |
parent | 1b7fc32a54ea962a30da8daee5827003087843ec (diff) |
soc/intel/tigerlake: Allow mainboard to override DRAM part number
In order to support mainboards that do not store DRAM part number in
the traditional way i.e. within the CBFS SPD for soldered memory, this
change provides a runtime callback to allow mainboards to provide DRAM
part number from a custom location e.g. external EEPROM on volteer /
dedede.
For other boards it should be a NOP since the weak implementation of
mainboard_get_dram_part_num does nothing.
BUG=b:152019429
Change-Id: If940a76d36a7645a7441ba418aa7aec9af9f6319
Signed-off-by: Marco Chen <marcochen@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/39860
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Diffstat (limited to 'payloads/coreinfo/cpuid.S')
0 files changed, 0 insertions, 0 deletions