summaryrefslogtreecommitdiff
path: root/Documentation
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2022-01-14 12:23:24 +0530
committerSubrata Banik <subratabanik@google.com>2022-01-18 12:25:35 +0000
commit5338a16b2ec2908150085cd435a02241e87e17db (patch)
tree39751446fe0b978619dbc1d506f49cbb1be3f20b /Documentation
parent415eadb90b360fdbe79814a709333397ea839b34 (diff)
Documentation: gpio: Fix table
This patch fixes the indentation issue introduced with commit 0c1c2dec (Documentation: Capture anomalies between pad and lock reset type). BUG=b:211573253, b:211950520 Signed-off-by: Subrata Banik <subratabanik@google.com> Change-Id: Ib6974cda26e6f7968688a2a7c30c7351d212a780 Reviewed-on: https://review.coreboot.org/c/coreboot/+/61107 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'Documentation')
-rw-r--r--Documentation/getting_started/gpio.md79
1 files changed, 26 insertions, 53 deletions
diff --git a/Documentation/getting_started/gpio.md b/Documentation/getting_started/gpio.md
index 829c41a0fc..5f30ea7c38 100644
--- a/Documentation/getting_started/gpio.md
+++ b/Documentation/getting_started/gpio.md
@@ -167,59 +167,32 @@ could cause catastrophic failures, up to and including your mainboard!
As per Intel Platform Controller Hub (PCH) EDS since Skylake, a GPIO PAD register
supports four different types of GPIO reset as:
-+------------------------+----------------+-------------+-------------+
-| | | PAD Reset ? |
-+ PAD Reset Config + Platform Reset +-------------+-------------+
-| | | GPP | GPD |
-+------------------------+----------------+-------------+-------------+
-| 00 - Power Good | Warm Reset | N | N |
-| (GPP: RSMRST, +----------------+-------------+-------------+
-| GPD: DSW_PWROK) | Cold Reset | N | N |
-| +----------------+-------------+-------------+
-| | S3/S4/S5 | N | N |
-| +----------------+-------------+-------------+
-| | Global Reset | N | N |
-| +----------------+-------------+-------------+
-| | Deep Sx | Y | N |
-| +----------------+-------------+-------------+
-| | G3 | Y | Y |
-+------------------------+----------------+-------------+-------------+
-| 01 - Deep | Warm Reset | Y | Y |
-| +----------------+-------------+-------------+
-| | Cold Reset | Y | Y |
-| +----------------+-------------+-------------+
-| | S3/S4/S5 | N | N |
-| +----------------+-------------+-------------+
-| | Global Reset | Y | Y |
-| +----------------+-------------+-------------+
-| | Deep Sx | Y | Y |
-| +----------------+-------------+-------------+
-| | G3 | Y | Y |
-+------------------------+----------------+-------------+-------------+
-| 10 - Host Reset/PLTRST | Warm Reset | Y | Y |
-| +----------------+-------------+-------------+
-| | Cold Reset | Y | Y |
-| +----------------+-------------+-------------+
-| | S3/S4/S5 | Y | Y |
-| +----------------+-------------+-------------+
-| | Global Reset | Y | Y |
-| +----------------+-------------+-------------+
-| | Deep Sx | Y | Y |
-| +----------------+-------------+-------------+
-| | G3 | Y | Y |
-+------------------------+----------------+-------------+-------------+
-| 11 - Resume Reset | Warm Reset | - | N |
-| (GPP: Reserved, +----------------+-------------+-------------+
-| GPD: RSMRST) | Cold Reset | - | N |
-| +----------------+-------------+-------------+
-| | S3/S4/S5 | - | N |
-| +----------------+-------------+-------------+
-| | Global Reset | - | N |
-| +----------------+-------------+-------------+
-| | Deep Sx | - | Y |
-| +----------------+-------------+-------------+
-| | G3 | - | Y |
-+------------------------+----------------+-------------+-------------+
+| PAD Reset Config | Platform Reset | GPP | GPD |
+|-------------------------------------------------|----------------|-----|-----|
+| 00 - Power Good (GPP: RSMRST, GPD: DSW_PWROK) | Warm Reset | N | N |
+| | Cold Reset | N | N |
+| | S3/S4/S5 | N | N |
+| | Global Reset | N | N |
+| | Deep Sx | Y | N |
+| | G3 | Y | N |
+| 01 - Deep | Warm Reset | Y | Y |
+| | Cold Reset | Y | Y |
+| | S3/S4/S5 | N | N |
+| | Global Reset | Y | Y |
+| | Deep Sx | Y | Y |
+| | G3 | Y | Y |
+| 10 - Host Reset/PLTRST | Warm Reset | Y | Y |
+| | Cold Reset | Y | Y |
+| | S3/S4/S5 | Y | Y |
+| | Global Reset | Y | Y |
+| | Deep Sx | Y | Y |
+| | G3 | Y | Y |
+| 11 - Resume Reset (GPP: Reserved, GPD: RSMRST) | Warm Reset | - | N |
+| | Cold Reset | - | N |
+| | S3/S4/S5 | - | N |
+| | Global Reset | - | N |
+| | Deep Sx | - | Y |
+| | G3 | - | Y |
Each GPIO Community has a Pad Configuration Lock register for a GPP allowing locking
specific register fields in the PAD configuration register.